Text size
  • Small
  • Medium
  • Large
Contrast
  • Standard
  • Blue text on blue
  • High contrast (Yellow text on black)
  • Blue text on beige

    Verifying SystemC with Scenario

    Second International Workshop on Verification and Evaluation of Computer and Communication Systems (VECoS 2008)

    Leeds, UK, 2 - 3 July 2008

    AUTHORS

    Nicolas Ayache, Loïc Correnson and Franck Védrine

    ABSTRACT

    This paper proposes a new approach for the analysis and verification of complex systems. The core of the method consists in combining model-checking and abstract interpretation for analysis and verification. The system is modeled by a Labeled Transition System obtained from a SystemC description, and the properties to be verified are formalized as an observer automaton with assertions. To ease the specification of properties, we introduce a dedicated language, named Scenario. The contributions of the paper are twofold: the language for describing the expected properties and behavior of a system as Scenario, and a static analysis for verifying such properties.

    PAPER FORMATS

    PDF filePDF Version of this Paper (183kb)